THE 2-MINUTE RULE FOR LOGIC INTEGRATED CIRCUITS

Here we show that both equally disadvantages may be eliminated in CNT-centered PTL circuits by means of threshold voltage engineering and combining PTL circuits with CMOS inverters. Primary logic gates for instance OR and AND, and also the far more sophisticated total adder, multiplexer (MUX) and demultiplexer (DEMUX) circuits are effectively fabri